Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Privacy Policy.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

LC5256MC-75F256C +BOM

CPLD ispXPLD 5000MC Family 75K Gates 256 Macro Cells 150MHz 1.8V 256-Pin FBGA

Hersteller:

Lattice Semiconductor Corp
Herstellerteil #:

LC5256MC-75F256C
Datenblatt:

LC5256MC-75F256C Datenblatt (PDF)
Series:

ispXPLD
Mounting Style:

SMD/SMT
Operating Supply Voltage:

1.8 V
Number Of Macrocells:

256
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an LC5256MC-75F256C

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

LC5256MC-75F256C Allgemeine Beschreibung

The ispXPLD 5000MX family represents a new class of device, referred to as the eXpanded Programmable Logic Devices (XPLDs). These devices extend the capability of Lattice’s popular SuperWIDE ispMACH 5000 architecture by providing flexible memory capability. The family supports single- or dual-port SRAM, FIFO, and ternary CAM operation. Extra logic has also been included to allow efficient implementation of arithmetic functions. In addition, sysCLOCK PLLs and sysIO interfaces provide support for the system-level needs of designers.

The devices provide designers with a convenient one-chip solution that provides logic availability at boot-up, design security, and extreme reconfigurability. The use of advanced process technology provides industry-leading performance with combinatorial propagation delay as low as 4.0ns, 2.8ns clock-to-out delay, 2.2ns set-up time, and operating frequency up to 300MHz. This performance is coupled with low static and dynamic power consumption. The ispXPLD 5000MX architecture provides predictable deterministic timing.

The availability of 3.3, 2.5 and 1.8V versions of these devices along with the flexibility of the sysIO interface helps users meet the challenge of today’s mixed voltage designs. Inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. Boundary scan testability further eases integration into today’s complex systems. A variety of density and package options increase the likelihood of a good fit for a particular application. Table 1 shows the members of the ispXPLD 5000MX family.

Lattice Semiconductor Corp Originalbestand

Spezifikationen

Product Category:	CPLD - Complex Programmable Logic Devices	Series:	ispXPLD
Mounting Style:	SMD/SMT	Operating Supply Voltage:	1.8 V
Number of Macrocells:	256	Number of I/Os:	100 I/O
Supply Voltage - Max:	1.95 V	Supply Voltage - Min:	1.65 V
Minimum Operating Temperature:	0 C	Maximum Operating Temperature:	+ 90 C
Maximum Operating Frequency:	300 MHz	Propagation Delay - Max:	4 ns
Height:	1.2 mm	Length:	17 mm
Memory Type:	EEPROM/SRAM	Moisture Sensitive:	Yes
Number of Gates:	75 k	Number of Logic Array Blocks - LABs:	8
Operating Supply Current:	16 mA	Product Type:	CPLD - Complex Programmable Logic Devices
Factory Pack Quantity:	1	Subcategory:	Programmable Logic ICs
Width:	17 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..