Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

ADS5294 +BOM

Eight-Channel, 14-Bit, 80-MSPS Analog-to-Digital Converter (ADC)

Hersteller:

TI
Herstellerteil #:

ADS5294
Datenblatt:

ADS5294 Datenblatt (PDF)
Paket/Koffer:

TQFP80
Produktart:

Analog to Digital Converters (ADC)
RoHS:
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an ADS5294

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

ADS5294 Allgemeine Beschreibung

In summary, the ADS5294 sets a new standard in ADC technology with its innovative design and advanced functionalities. From its low power consumption and high SNR to its flexible resolution options and integrated digital processing capabilities, this ADC is poised to revolutionize high-performance system designs. With features like programmable decimation rates, averaging mode, and serial LVDS outputs, the ADS5294 offers unmatched versatility and convenience for system integrators. Whether used in narrow-band applications or broader systems, the ADS5294 delivers exceptional performance and reliability, making it the go-to choice for demanding applications

Hauptmerkmale

Maximum Sample Rate: 80 MSPS/14-Bit
High Signal-to-Noise Ratio
- 75.5-dBFS SNR at 5 MHz / 80 MSPS
- 78.2-dBFS SNR at 5 MHz / 80 MSPS and Decimation Filter Enabled
- 84-dBc SFDR at 5 MHz / 80 MSPS
Low Power Consumption
- 58 mW/CH at 50 MSPS
- 77 mW/CH at 80 MSPS (2-LVDS Wire Per Channel)
Digital Processing Block
- Programmable FIR Decimation Filter and Oversampling to Minimize Harmonic Interference
- Programmable IIR High-Pass Filter to Minimize DC Offset
- Programmable Digital Gain: 0 dB to 12 dB
- 2-Channel or 4-Channel Averaging
Flexible Serialized LVDS Outputs:
- One or Two Wires of LVDS Output Lines Per Channel Depending on ADC Sampling Rate
- Programmable Mapping Between ADC Input Channels and LVDS Output Pins-Eases Board Design
- Variety of Test Patterns to Verify Data Capture by FPGA/Receiver
Internal and External References
1.8-V Operation for Low Power Consumption
Low-Frequency Noise Suppression
Recovery From 6-dB Overload Within 1 Clock Cycle
Package: 12-mm × 12-mm 80-Pin QFP

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..