Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

CD74HC165E +BOM

Counter Shift Registers 8-Bit Prl-In Srl-Out

Hersteller:

Texas Instruments
Herstellerteil #:

CD74HC165E
Datenblatt:

CD74HC165E Datenblatt (PDF)
Configuration:

Parallel-in, Serial-out
Bits (#):

8
Technology Family:

HC
Supply Voltage (min) (V):

2
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an CD74HC165E

CD74HC165E Allgemeine Beschreibung

Shift Shift Register 1 Element 8 Bit 16-PDIP

Hauptmerkmale

Buffered Inputs
Asynchronous Parallel Load
Complementary Outputs
Fanout (Over Temperature Range)
- Standard Outputs . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . 15 LSTTL Loads
Wide Operating Temperature Range . . . -55°C to 125°C
Balanced Propagation Delay and Transition Times
Significant Power Reduction Compared to LSTTL Logic ICs
HC Types
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of VCC at VCC = 5V
HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, VIL = 0.8V (Max), VIH = 2V (Min)
- CMOS Input Compatibility, Il1μA at VOL, VOH

Description

The ’HC165 and ’HCT165 are 8-bit parallel or serial-in shift registers with complementary serial outputs (Q7 and Q\7) available from the last stage. When the parallel load (PL\) input is LOW, parallel data from the D0 to D7 inputs are loaded into the register asynchronously. When the PL\ is HIGH, data enters the register serially at the DS input and shifts one place to the right (Q0 → Q1 → Q2, etc.) with each positive-going clock transition. This feature allow parallel-to-serial converter expansion by typing the Q7 output to the DS input of the succeeding device.

For predictable operation the LOW-to-HIGH transition of CE\ should only take place while CP is HIGH. Also, CP and CE\ should be LOW before the LOW-to-HIGH transition of PL to prevent shifting the data when PL\ goes HIGH.

Spezifikationen

Configuration	Parallel-in, Serial-out	Bits (#)	8
Technology family	HC	Supply voltage (min) (V)	2
Supply voltage (max) (V)	6	Input type	Standard CMOS
Output type	Push-Pull	Clock frequency (MHz)	24
IOL (max) (mA)	5.2	IOH (max) (mA)	-5.2
Supply current (max) (µA)	160	Features	Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode
Operating temperature range (°C)	-55 to 125	Rating	Catalog

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..