Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

EP1S25F1020C5N +BOM

Advanced 1020-Pin Flip Chip Fine Ball Grid Array technology

  • Hersteller:

    Intel

  • Herstellerteil #:

    EP1S25F1020C5N

  • Datenblatt:

    EP1S25F1020C5N Datenblatt (PDF) pdf-icon

  • Series:

    Stratix®

  • Programmabe:

    Not Verified

  • Number Of LABs/CLBs:

    2566

  • Number Of Logic Elements/Cells:

    25660

EP1S25F1020C5N Allgemeine Beschreibung

The EP1S25F1020C5N is an impressive member of the Altera Stratix device family, boasting 25,000 logic elements, 1,020 Kbits of RAM, and 5 embedded HardCopy blocks. This FPGA is a powerhouse when it comes to high-performance and flexibility, making it perfect for a wide range of applications such as high-speed processing, digital signal processing, and communication systems. With its reconfigurable resources including logic elements, memory blocks, and various I/O options, the EP1S25F1020C5N is a versatile choice for designers looking for adaptability and performance

Intel Inventar

Hauptmerkmale

  • Configuration devices for SRAM-based LUT devices offer the following
  • features:
  • Configures Altera ACEX 1K, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K (including FLEX 10KE and FLEX 10KA) Mercury, Stratix, Stratix GX, Stratix II, and Stratix II GX devices
  • Easy-to-use four-pin interface
  • Low current during configuration and near-zero standby mode current
  • Programming support with the Altera Programming Unit (APU) and programming hardware from Data I/O, BP Microsystems, and other third-party programmers
  • Available in compact plastic packages
  • 8-pin plastic dual in-line (PDIP) package
  • 20-pin plastic J-lead chip carrier (PLCC) package
  • 32-pin plastic thin quad flat pack (TQFP) package
  • EPC2 device has reprogrammable flash configuration memory
  • 5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std.
  • 1149.1 JTAG interface
  • Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1
  • Supports programming through Serial Vector Format File (.svf), Jam Standard Test and Programming Language (STAPL) Format File (.jam), JAM Byte Code File (.jbc), and the Quartus II and MAX+PLUS II softwares using the USB-Blaster, MasterBlaster, ByteBlaster II, EthernetBlaster, or ByteBlasterMV download cable
  • Supports programming through Programmer Object File (.pof) for EPC1 and EPC1441 devices
  • nINIT_CONF pin allows INIT_CONF JTAG instruction to begin FPGA configuration
Intel Originalbestand
Intel Inventar

Spezifikationen

Series Stratix® Programmabe Not Verified
Number of LABs/CLBs 2566 Number of Logic Elements/Cells 25660
Total RAM Bits 1944576 Number of I/O 706
Voltage - Supply 1.425V ~ 1.575V Mounting Type Surface Mount
Operating Temperature 0°C ~ 85°C (TJ) Base Product Number EP1S25

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

payment Zahlung

Bezahlverfahren

hsbc
TT/Überweisung
paypal
Paypal
wu
Western Union
mg
Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]
Versand Versand & Verpackung

Versandart

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..

Garantie Garantie

Wir versprechen, 365 Tage Qualitätssicherung für alle unsere Produkte zu bieten.

Rezensionen

You need to log in to reply. Anmelden | Melden Sie sich an