Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

EP2S15F672C4N +BOM

Tape and Reel Packaging

Hersteller:

Intel
Herstellerteil #:

EP2S15F672C4N
Datenblatt:

EP2S15F672C4N Datenblatt (PDF)
Series:

Stratix II EP2S15
Number Of Logic Elements:

15600 LE
Adaptive Logic Modules - ALMs:

6240 ALM
Embedded Memory:

409.5 kbit
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an EP2S15F672C4N

EP2S15F672C4N Allgemeine Beschreibung

The EP2S15F672C4N, part of Altera's EP2S15 series of FPGAs, is a high-performance solution with 15,360 logic elements and 576 Kb of embedded memory. Its 672 user I/O pins and maximum operating frequency of 250 MHz make it suitable for a wide range of applications, ensuring versatility for designers. With a core voltage of 1.2V, this FPGA delivers efficient performance and incorporates features such as embedded multiplier blocks, PLLs, and high-speed transceivers. Utilizing 90nm process technology, it strikes a balance between performance and power efficiency, making it an attractive choice for complex digital logic functions in telecommunications, networking, industrial automation, and other applications

Hauptmerkmale

The Stratix II family offers the following features:

15,600 to 179,400 equivalent LEs; see Table 11

New and innovative adaptive logic module (ALM), the basic building block of the Stratix II architecture, maximizes performance and resource usage efficiency

Up to 9,383,040 RAM bits (1,172,880 bytes) available without reducing logic resources

TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers

High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters

Up to 16 global clocks with 24 clocking resources per device region

Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode

Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting

Support for numerous single-ended and differential I/O standards

High-speed differential I/O support with DPA circuitry for 1-Gbps performance

Support for high-speed networking and communications bus standards including Parallel RapidIO, SPI-4 Phase 2 (POS-PHY Level 4), HyperTransport technology, and SFI-4

Support for high-speed external memory, including DDR and DDR2 SDRAM, RLDRAM II, QDR II SRAM, and SDR SDRAM

Support for multiple intellectual property megafunctions from Altera MegaCore functions and Altera Megafunction Partners Program (AMPPSM) megafunctions

Support for design security using configuration bitstream encryption

Support for remote configuration updates

Spezifikationen

Product Category	FPGA - Field Programmable Gate Array	Series	Stratix II EP2S15
Number of Logic Elements	15600 LE	Adaptive Logic Modules - ALMs	6240 ALM
Embedded Memory	409.5 kbit	Number of I/Os	366 I/O
Supply Voltage - Min	1.2 V	Supply Voltage - Max	1.2 V
Minimum Operating Temperature	0 C	Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT	Packaging	[ "Tray" ]
Moisture Sensitive	Yes	Number of Logic Array Blocks - LABs	780 LAB
Operating Supply Current	250 mA	Operating Supply Voltage	1.2 V
Product Type	FPGA - Field Programmable Gate Array	Factory Pack Quantity	40
Subcategory	Programmable Logic ICs	Total Memory	419328 bit
Tradename	Stratix II	Part # Aliases	969904

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..