Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

LFXP2-5E-5TN144C +BOM

LFXP2-5E-5TN144C

Hersteller:

Lattice Semiconductor Corporation
Herstellerteil #:

LFXP2-5E-5TN144C
Datenblatt:

LFXP2-5E-5TN144C Datenblatt (PDF)
Part Life Cycle Code:

Active
Pin Count:

144
Reach Compliance Code:

compliant
ECCN Code:

EAR99
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an LFXP2-5E-5TN144C

LFXP2-5E-5TN144C Allgemeine Beschreibung

The LFXP2-5E-5TN144C FPGA, a member of the esteemed LatticeXP2 family, sets itself apart with its remarkable features tailored for low-power applications. Balancing both performance and efficiency, this FPGA boasts a 5E speed grade that ensures optimal operation in a range of environments. The 144-pin TQFP package, labeled as "5TN144C," signifies its versatility across temperature ranges from -40°C to 85°C

Hauptmerkmale

Fully supports PowerPC™ 60x bus protocol, include PowerPC 603, 604, 740, 750 and 8260.
Supports up to eight PowerPC bus masters with unlimited slave device support.
Supports two outstanding bus accesses.
Supports address only transfer and address bus retry.
Independent address bus and data bus tenure with separate bus grant and data bus grant.
Option for fixed priority assignment or rotating priority scheme.
Designed for ASIC or programmable logic device implementations in various system environments.
Fully static design with edge triggered flip-flops.
Optimized for ispXPGA product family.

Spezifikationen

Part Life Cycle Code	Active	Pin Count	144
Reach Compliance Code	compliant	ECCN Code	EAR99
HTS Code	8542.39.00.01	Clock Frequency-Max	435 MHz
Combinatorial Delay of a CLB-Max	0.494 ns	JESD-30 Code	S-PQFP-G144
JESD-609 Code	e3	Length	20 mm
Moisture Sensitivity Level	3	Number of CLBs	625
Number of Inputs	100	Number of Logic Cells	5000
Number of Outputs	100	Number of Terminals	144
Operating Temperature-Max	85 °C	Operating Temperature-Min
Peak Reflow Temperature (Cel)	260	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	1.6 mm
Supply Voltage-Max	1.26 V	Supply Voltage-Min	1.14 V
Supply Voltage-Nom	1.2 V	Surface Mount	YES
Technology	CMOS	Temperature Grade	OTHER
Terminal Finish	MATTE TIN	Terminal Form	GULL WING
Terminal Pitch	0.5 mm	Terminal Position	QUAD
Time@Peak Reflow Temperature-Max (s)	40	Width	20 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..