Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

SCANSTA112SM +BOM

Low-power, low-latency device for modern embedded systems

Hersteller:

TI
Herstellerteil #:

SCANSTA112SM
Datenblatt:

SCANSTA112SM Datenblatt (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Active
Pin Count:

100
Reach Compliance Code:

not_compliant
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an SCANSTA112SM

SCANSTA112SM Allgemeine Beschreibung

The SCANSTA112 extends the IEEE Std. 1149.1 test bus into a multidrop test bus environment. The advantage of a multidrop approach over a single serial scan chain is improved test throughput and the ability to remove a board from the system and retain test access to the remaining modules. Each SCANSTA112 supports up to 7 local IEEE1149.1 scan chains which can be accessed individually or combined serially.

Addressing is accomplished by loading the instruction register with a value matching that of the Slot inputs. Backplane and inter-board testing can easily be accomplished by parking the local TAP Controllers in one of the stable TAP Controller states via a Park instruction. The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.

The STA112 has a unique feature in that the backplane port and the LSP0 port are bidirectional. They can be configured to alternatively act as the master or slave port so an alternate test master can take control of the entire scan chain network from the LSP0 port while the backplane port becomes a slave.

Hauptmerkmale

Automated Test Pattern Generation
Dynamic Frequency Adjustment
Efficient Error Detection
Fault-Tolerant Design
High-Speed Data Processing
Rapid System Bring-Up

Anwendung

Advanced monitoring capabilities
Cost-effective solution
Compact design

Spezifikationen

Source Content uid	SCANSTA112SM	Pbfree Code	Yes
Part Life Cycle Code	Active	Pin Count	100
Reach Compliance Code	not_compliant	ECCN Code	EAR99
HTS Code	8542.39.00.01	External Data Bus Width
JESD-30 Code	S-PBGA-B100	Moisture Sensitivity Level	3
Number of Terminals	100	Peak Reflow Temperature (Cel)	235
Surface Mount	YES	Technology	CMOS
Temperature Grade	INDUSTRIAL	Terminal Finish	Tin/Lead (Sn/Pb)
Terminal Form	BALL	Terminal Position	BOTTOM
Time@Peak Reflow Temperature-Max (s)	NOT SPECIFIED	uPs/uCs/Peripheral ICs Type	MICROPROCESSOR CIRCUIT

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..