Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

TJA1021T,112 +BOM

LIN Transceiver with Integrated Vreg 20kBd Automotive 8-Pin SO Bulk

TJA1021T,112 Allgemeine Beschreibung

The TJA1021 is the interface between the Local Interconnect Network (LIN) leader/follower protocol controller and the physical bus in a LIN. It is primarily intended for in-vehicle sub-networks using baud rates from 1 kBd up to 20 kBd and is LIN 2.1/SAE J2602 compliant. The TJA1021 is pin-to-pin compatible with the TJA1020 with an improved ElectroStatic Discharge (ESD) specification.The transmit data stream of the protocol controller at the transmit data input (TXD) is converted by the TJA1021 into a bus signal with optimized slew rate and wave shaping to minimize ElectroMagnetic Emission (EME). The LIN bus output pin is pulled HIGH via an internal termination resistor. For a leader application, an external resistor in series with a diode should be connected between pin INH or pin VBAT and pin LIN. The receiver detects the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller.In Sleep mode, the power consumption of the TJA1021 is very low. In failure modes, the power consumption is reduced to a minimum.

NXP Semiconductor Inventar

Hauptmerkmale

  • General
  • LIN 2.1/SAE J2602 compliant
  • Baud rate up to 20 kBd
  • Very low ElectroMagnetic Emission (EME)
  • High ElectroMagnetic Immunity (EMI)
  • Passive behavior in unpowered state
  • Input levels compatible with 3.3 V and 5 V devices
  • Integrated termination resistor for LIN follower applications
  • Wake-up source recognition (local or remote)
  • K-line compatible
  • Pin-to-pin compatible with TJA1020
  • Available in SO8 and HVSON8 packages
  • Leadless HVSON8 package (3.0 mm × 3.0 mm) with improved Automated Optical Inspection (AOI) capability
  • Low Power Management
  • Very low current consumption in Sleep mode with local and remote wake-up
  • Protection Mechanisms
  • High ESD robustness: ±6 kV according to IEC 61000-4-2 for pins LIN, VBAT and WAKE_N
  • Transmit data (TXD) dominant time-out function
  • Bus terminal and battery pin protected against transients in the automotive environment (ISO 7637)
  • Bus terminal short-circuit proof to battery and ground
  • Thermally protected
NXP Semiconductor Originalbestand

Anwendung

  • Automotive
NXP Semiconductor Inventar

Spezifikationen

feature-maximum-operating-supply-voltage-v feature-process-technology
feature-packaging feature-minimum-operating-supply-voltage-v
feature-rad-hard feature-pin-count 8
feature-cecc-qualified No feature-esd-protection Yes
feature-military No feature-aec-qualified Yes
feature-aec-qualified-number AEC-Q100 feature-auto-motive Yes
feature-p-pap Yes feature-eccn-code EAR99
feature-svhc feature-svhc-exceeds-threshold No
Image Thumbnail - TJA1021 Top Isometric View TJA1021 Block Diagram

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

payment Zahlung

Bezahlverfahren

hsbc
TT/Überweisung
paypal
Paypal
wu
Western Union
mg
Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]
Versand Versand & Verpackung

Versandart

fedex
Fedex
ups
UPS
dhl
DHL
tnt
NTN
Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..

Garantie Garantie

Wir versprechen, 365 Tage Qualitätssicherung für alle unsere Produkte zu bieten.

Rezensionen

You need to log in to reply. Anmelden | Melden Sie sich an

TJA1021T,112 Datenblatt PDF

Preliminary Specification TJA1021T,112 PDF Herunterladen

TJA1021T,112 PDF Vorschau

In Stock: 5.425

Minimum Order: 1

Menge. Einzelpreis Ext. Preis
1+ - -

Die unten angegebenen Preise dienen nur als Referenz.