Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

XC4VLX60-10FF668I +BOM

XC4VLX60-10FF668I: Field Programmable Gate Array with 6656 logic cells

Hersteller:

XILINX
Herstellerteil #:

XC4VLX60-10FF668I
Datenblatt:

XC4VLX60-10FF668I Datenblatt (PDF)
Pbfree Code:

No
Part Life Cycle Code:

Transferred
Pin Count:

668
Reach Compliance Code:

not_compliant
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an XC4VLX60-10FF668I

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XC4VLX60-10FF668I Allgemeine Beschreibung

The XC4VLX60-10FF668I is an FPGA powerhouse, boasting 60,000 logic cells and a maximum frequency of 410 MHz. With 604 I/O pins and 72 user I/Os, this device offers impressive connectivity options for interfacing with external hardware. Its 1.2V core voltage and support for various configuration interfaces make it a versatile choice for complex digital designs. Housed in a 668-pin flip-chip package with a 1mm ball pitch, the XC4VLX60-10FF668I is designed for easy integration into printed circuit boards. Its embedded block RAM of up to 1.5Mb can be configured for different memory access modes, adding to its flexibility. Additionally, this FPGA comes equipped with dedicated DSP slices for signal processing, built-in PowerPC processors for embedded systems, and high-speed serial transceivers for rapid data transfer, making it suitable for a wide range of applications

Spezifikationen

Pbfree Code	No	Part Life Cycle Code	Transferred
Pin Count	668	Reach Compliance Code	not_compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Factory Lead Time	37 Weeks	Clock Frequency-Max	1028 MHz
JESD-30 Code	S-PBGA-B668	JESD-609 Code	e0
Length	27 mm	Moisture Sensitivity Level	4
Number of CLBs	6656	Number of Inputs	448
Number of Logic Cells	59904	Number of Outputs	448
Number of Terminals	668	Organization	6656 CLBS
Peak Reflow Temperature (Cel)	225	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	2.85 mm
Supply Voltage-Max	1.26 V	Supply Voltage-Min	1.14 V
Supply Voltage-Nom	1.2 V	Surface Mount	YES
Technology	CMOS	Terminal Finish	TIN LEAD
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Time@Peak Reflow Temperature-Max (s)	30
Width	27 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..