Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

XC5VLX30-2FF324I +BOM

XC5VLX30-2FF324I 30720 2400 FCBGA-324(19x19) Programmable Logic Device CPLDs/FPGAs

Hersteller:

XILINX
Herstellerteil #:

XC5VLX30-2FF324I
Datenblatt:

XC5VLX30-2FF324I Datenblatt (PDF)
Pbfree Code:

No
Part Life Cycle Code:

Transferred
Pin Count:

324
Reach Compliance Code:

not_compliant
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an XC5VLX30-2FF324I

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XC5VLX30-2FF324I Allgemeine Beschreibung

Positioned at the forefront of FPGA technology, the XC5VLX30-2FF324I from Xilinx's Virtex-5 LX family is a versatile and high-performance device designed to cater to a broad range of applications. Boasting a substantial logic resource of 29,440 slices equipped with four 6-input LUTs and eight flip-flops each, this FPGA offers unparalleled computational capabilities. The presence of 160 block RAMs, each with 36 Kb of memory, further enhances its data processing efficiency. Operating at a maximum frequency of 550 MHz, the XC5VLX30-2FF324I delivers exceptional performance, with a peak DSP performance of 432 GMACs ensuring rapid and reliable data processing. Its 324 user I/O pins provide ample flexibility for interfacing with external components, making it a versatile choice for diverse system designs. Supporting multiple configuration options, including bitstream configuration via various interfaces, this FPGA offers ease of use and adaptability. Housed in a 324-pin flip-chip package, the XC5VLX30-2FF324I is well-suited for compact and high-density applications where space efficiency is paramount

Spezifikationen

Pbfree Code	No	Part Life Cycle Code	Transferred
Pin Count	324	Reach Compliance Code	not_compliant
ECCN Code	3A991.D	HTS Code	8542.39.00.01
Factory Lead Time	72 Weeks	Combinatorial Delay of a CLB-Max	0.77 ns
JESD-30 Code	S-PBGA-B324	JESD-609 Code	e0
Length	19 mm	Moisture Sensitivity Level	4
Number of CLBs	2400	Number of Inputs	220
Number of Logic Cells	30720	Number of Outputs	220
Number of Terminals	324	Operating Temperature-Max	100 °C
Operating Temperature-Min	-40 °C	Organization	2400 CLBS
Peak Reflow Temperature (Cel)	225	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	2.85 mm
Supply Voltage-Max	1.05 V	Supply Voltage-Min	0.95 V
Supply Voltage-Nom	1 V	Surface Mount	YES
Temperature Grade	INDUSTRIAL	Terminal Finish	TIN LEAD
Terminal Form	BALL	Terminal Pitch	1 mm
Terminal Position	BOTTOM	Time@Peak Reflow Temperature-Max (s)	30
Width	19 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..