Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

XCS10XL-4TQG144C +BOM

196 configurable logic blocks

Hersteller:

XILINX
Herstellerteil #:

XCS10XL-4TQG144C
Datenblatt:

XCS10XL-4TQG144C Datenblatt (PDF)
Part Life Cycle Code:

Obsolete
Pin Count:

144
HTS Code:

8542.39.00.01
Additional Feature:

MAXIMUM USABLE GATES 10000
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an XCS10XL-4TQG144C

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XCS10XL-4TQG144C Allgemeine Beschreibung

Spearheading the CoolRunner-II family, the XCS10XL-4TQG144C FPGA exudes excellence in catering to low-power applications. Housing a generous 144-pin TQG144C package, this FPGA is designed with seamless connectivity as a priority for effortless integration into any project. Its "10XL" classification underscores its robust capabilities in managing complex designs, offering abundant resources to address diverse requirements. Noteworthy for its non-volatile, reprogrammable configuration memory, the XCS10XL-4TQG144C facilitates swift and flexible updates to the FPGA design. Featuring four I/O banks, this FPGA stands out for its unmatched versatility in interfacing options, making it a valuable asset for a myriad of projects. Operating within a voltage range of 1.8V to 3.3V, this FPGA seamlessly integrates into systems with varying voltage standards. Classified as a commercial-grade device denoted by the "T" label, it is a versatile choice suitable for a wide spectrum of commercial applications. In essence, the XCS10XL-4TQG144C epitomizes the perfect balance of high performance, power efficiency, and flexibility, making it the ultimate solution for a diverse range of embedded applications

Spezifikationen

Part Life Cycle Code	Obsolete	Pin Count	144
Reach Compliance Code		HTS Code	8542.39.00.01
Additional Feature	MAXIMUM USABLE GATES 10000	Clock Frequency-Max	217 MHz
Combinatorial Delay of a CLB-Max	1.1 ns	JESD-30 Code	S-PQFP-G144
JESD-609 Code	e3	Length	20 mm
Moisture Sensitivity Level	3	Number of CLBs	196
Number of Equivalent Gates	3000	Number of Inputs	112
Number of Logic Cells	466	Number of Outputs	112
Number of Terminals	144	Operating Temperature-Max	85 °C
Operating Temperature-Min		Organization	196 CLBS, 3000 GATES
Peak Reflow Temperature (Cel)	260	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	1.6 mm
Supply Voltage-Max	3.6 V	Supply Voltage-Min	3 V
Supply Voltage-Nom	3.3 V	Surface Mount	YES
Technology	CMOS	Temperature Grade	OTHER
Terminal Finish	Matte Tin (Sn)	Terminal Form	GULL WING
Terminal Pitch	0.5 mm	Terminal Position	QUAD
Time@Peak Reflow Temperature-Max (s)	30	Width	20 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..