Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

XCV150-5BG352I +BOM

164674 Gates, 294MHz

Hersteller:

XILINX
Herstellerteil #:

XCV150-5BG352I
Datenblatt:

XCV150-5BG352I Datenblatt (PDF)
Pbfree Code:

No
Part Life Cycle Code:

Obsolete
Pin Count:

352
Reach Compliance Code:

not_compliant
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an XCV150-5BG352I

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

XCV150-5BG352I Allgemeine Beschreibung

Featuring 153,600 logic cells and 480 I/O pins, the XCV150-5BG352I from Xilinx's Virtex XL family is a high-performance FPGA designed for demanding applications in telecommunications, networking, and industrial automation. With advanced features such as BlockRAM, Dual Port RAM, and integrated phase-locked loops (PLLs), this FPGA can efficiently handle complex logic functions, high-speed data processing, and versatile I/O capabilities. Operating on a 5V power supply and supporting a maximum clock frequency of 260 MHz, it offers reliable performance for critical tasks. Additionally, its 352-ball BGA package enables easy integration into compact and densely populated PCB designs, while its compatibility with Xilinx's ISE Design Suite software ensures a comprehensive design environment for FPGA development

Spezifikationen

Pbfree Code	No	Part Life Cycle Code	Obsolete
Pin Count	352	Reach Compliance Code	not_compliant
HTS Code	8542.39.00.01	Clock Frequency-Max	294 MHz
Combinatorial Delay of a CLB-Max	0.7 ns	JESD-30 Code	S-PBGA-B352
JESD-609 Code	e0	Length	35 mm
Moisture Sensitivity Level	3	Number of CLBs	864
Number of Equivalent Gates	164674	Number of Inputs	260
Number of Logic Cells	3888	Number of Outputs	260
Number of Terminals	352	Organization	864 CLBS, 164674 GATES
Peak Reflow Temperature (Cel)	225	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Qualification Status	Not Qualified	Seated Height-Max	1.7 mm
Supply Voltage-Max	2.625 V	Supply Voltage-Min	2.375 V
Supply Voltage-Nom	2.5 V	Surface Mount	YES
Technology	CMOS	Terminal Finish	Tin/Lead (Sn63Pb37)
Terminal Form	BALL	Terminal Pitch	1.27 mm
Terminal Position	BOTTOM	Time@Peak Reflow Temperature-Max (s)	30
Width	35 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..