PLDs (Programmable Logic Device)
The GAL16V8D-15QJN is a 20-pin PLCC device from the GAL Family, offering 8 macro cells and a maximum clock frequency of 62.5MHz
EP610DI-30 is a versatile Erasable Programmable Logic Device in a 24-Pin CDIP package
High-density programmable logic for advanced applicatio
Development Demo Description for Product
OT PLD, 33ns, PAL-Type, CMOS, PQCC44, PLASTIC, LCC-44
EP610PC-15 boasts a CPLD Classic Family design with 300 Gates, 16 Macro Cells, 83.3MHz frequency, and operates at 5V in a 24-Pin PDIP configuration
18ns propagation delay
Compact and versatile EPLD suitable for various applications
OT PLD, 40ns, 48-Cell, CMOS, PQCC68
CPLD Classic Family 900 Gates 48 Macro Cells 22.2MHz 5V 68-Pin PLCC
Detailed GAL20V8B-15LPN SPLD Information
Concise summary: Programmable logic device, low power
Programmable Logic Device (CPLD/FPGA) compliant with ROHS regulations
The GAL16V8D-25LJN offers 8 macro cells for versatile logic functions in a variety of applications
An electronic component identified as GAL20V8B-15LP, this PLD offers a Programmable AND-Array Logic functionality in a 24-pin PDIP package
Contact for additional information
The GAL16V8D-15QJ is a programmable logic device with 16 input and 8 output pins, operating at a voltage of 5V
The GAL16V8D-25LP is a convenient solution for programmable logic applications, housed in a Plastic DIP package with 20 pins
Electronically erasable programmable logic device with 15 nanosecond speed, 20 I/O pins, 8 macrocells, and 8 registers
IC GAL16V8D-10LP features 16 inputs, 8 outputs, and is optimized for low power operation at 5V