Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

LC4256ZC-75MN132C +BOM

Flexible and configurable architecture enables efficient implementation of complex functions

Hersteller:

Lattice Semiconductor Corp
Herstellerteil #:

LC4256ZC-75MN132C
Datenblatt:

LC4256ZC-75MN132C Datenblatt (PDF)
Series:

ispMACH® 4000Z
Programmable:

Not Verified
Programmable Type:

In System Programmable
Delay Time Tpd(1) Max:

7.5 ns
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an LC4256ZC-75MN132C

Email: [email protected]

Skype: live:.cid.ab6b29428937b76

Tel: +852 95804164

LC4256ZC-75MN132C Allgemeine Beschreibung

The high performance ispMACH 4000 family from Lattice offers a SuperFAST CPLD solution. The family is a blend of Lattice’s two most popular architectures: the ispLSI® 2000 and ispMACH 4A. Retaining the best of both families, the ispMACH 4000 architecture focuses on significant innovations to combine the highest performance with low power in a flexible CPLD family.

The ispMACH 4000 combines high speed and low power with the flexibility needed for ease of design. With its robust Global Routing Pool and Output Routing Pool, this family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

The ispMACH 4000 family offers densities ranging from 32 to 512 macrocells. There are multiple density-I/O combinations in Thin Quad Flat Pack (TQFP), Chip Scale BGA (csBGA) and Fine Pitch Thin BGA (ftBGA) packages ranging from 44 to 256 pins/balls. Table 1 shows the macrocell, package and I/O options, along with other key parameters.

The ispMACH 4000 family has enhanced system integration capabilities. It supports 3.3V (4000V), 2.5V (4000B) and 1.8V (4000C/Z) supply voltages and 3.3V, 2.5V and 1.8V interface voltages. Additionally, inputs can be safely driven up to 5.5V when an I/O bank is configured for 3.3V operation, making this family 5V tolerant. The ispMACH 4000 also offers enhanced I/O features such as slew rate control, PCI compatibility, bus-keeper latches, pull-up resistors, pull-down resistors, open drain outputs and hot socketing. The ispMACH 4000 family members are 3.3V/ 2.5V/1.8V in-system programmable through the IEEE Standard 1532 interface. IEEE Standard 1149.1 boundary scan testing capability also allows product testing on automated test equipment. The 1532 interface signals TCK, TMS, TDI and TDO are referenced to VCC (logic core).

Lattice Semiconductor Corp Originalbestand

Spezifikationen

Category	Integrated Circuits (ICs)EmbeddedCPLDs (Complex Programmable Logic Devices)	Series	ispMACH® 4000Z
Programmable	Not Verified	Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns	Voltage Supply - Internal	1.7V ~ 1.9V
Number of Logic Elements/Blocks	16	Number of Macrocells	256
Number of I/O	96	Operating Temperature	0°C ~ 90°C (TJ)
Mounting Type	Surface Mount	Base Product Number	LC4256

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..