Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

XCVU9P-2FSGD2104E +BOM

High-density XCVU9P-2FSGD2104E FPGA featuring 2586150 logic cells and 147780 CLB flip-flops

Hersteller:

XILINX INC
Herstellerteil #:

XCVU9P-2FSGD2104E
Datenblatt:

XCVU9P-2FSGD2104E Datenblatt (PDF)
Pbfree Code:

Yes
Part Life Cycle Code:

Active
Reach Compliance Code:

not_compliant
ECCN Code:

3A001.A.7.B
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an XCVU9P-2FSGD2104E

XCVU9P-2FSGD2104E Allgemeine Beschreibung

Xilinx's XCVU9P-2FSGD2104E FPGA emerges as a standout player in the realm of field-programmable gate arrays, boasting an impressive 2.6 million system logic cells that set it apart as one of the largest FPGAs available. Powered by advanced 16nm FinFET+ process technology, this FPGA delivers exceptional power efficiency and performance levels, making it a preferred choice for applications demanding top-tier capabilities such as 5G wireless communication, data centers, aerospace, and defense. Its 32.75 Gb/s transceivers enable high-speed data transfer and communication, complemented by support for various communication protocols like PCI Express, Ethernet, and Interlaken, ensuring versatility across networking and communication scenarios. Furthermore, the XCVU9P-2FSGD2104E features a comprehensive set of configurable memory resources, including UltraRAM blocks and distributed memory, offering expansive storage capacity for efficient data processing and buffering. For those seeking a versatile FPGA solution that excels in performance, connectivity, and memory capabilities, the XCVU9P-2FSGD2104E proves to be a reliable and high-performing option for a wide range of demanding applications

Spezifikationen

Pbfree Code	Yes	Part Life Cycle Code	Active
Reach Compliance Code	not_compliant	ECCN Code	3A001.A.7.B
HTS Code	8542.39.00.01	Date Of Intro	2017-02-15
JESD-30 Code	S-PBGA-B2104	JESD-609 Code	e1
Length	47.5 mm	Number of CLBs	147780
Number of Inputs	832	Number of Logic Cells	2586150
Number of Outputs	832	Number of Terminals	2104
Operating Temperature-Max	100 °C	Operating Temperature-Min
Organization	147780 CLBS	Programmable Logic Type	FIELD PROGRAMMABLE GATE ARRAY
Seated Height-Max	4.59 mm	Supply Voltage-Max	0.876 V
Supply Voltage-Min	0.825 V	Supply Voltage-Nom	0.85 V
Surface Mount	YES	Temperature Grade	OTHER
Terminal Finish	TIN SILVER COPPER	Terminal Form	BALL
Terminal Pitch	1 mm	Terminal Position	BOTTOM
Width	47.5 mm

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..