Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

GAL22V10D-25QP +BOM

22 INPUT, 10 OUTPUT, 5V, 1/4 P

Hersteller:

Lattice Semiconductor Corporation
Herstellerteil #:

GAL22V10D-25QP
Datenblatt:

GAL22V10D-25QP Datenblatt (PDF)
Programmabe:

Not Verified
Programmable Type:

EE PLD
Number Of Macrocells:

10
Mounting Type:

Through Hole
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an GAL22V10D-25QP

GAL22V10D-25QP Allgemeine Beschreibung

Designed for high-performance applications, the GAL22V10D-25QP stands out as a top-tier Complex Programmable Logic Device (CPLD) in the market. With its exceptional 22,080 usable gates, 10 product terms per output, and 64 macrocells, this CPLD offers unmatched flexibility and processing power. Operating at a rapid speed of 25ns, the GAL22V10D-25QP is well-suited for projects that require rapid data processing and complex logic functions. Its user-programmable nature allows for seamless customization, while the non-volatile programming ensures that your logic remains intact even in the absence of power. For a reliable, high-performance CPLD that can handle the most demanding applications, look no further than the GAL22V10D-25QP

Hauptmerkmale

HIGH PERFORMANCE E2CMOS® TECHNOLOGY
— 4 ns Maximum Propagation Delay
— Fmax = 250 MHz
— 3.5 ns Maximum from Clock Input to Data Output
— UltraMOS® Advanced CMOS Technology
ACTIVE PULL-UPS ON ALL PINS
COMPATIBLE WITH STANDARD 22V10 DEVICES
— Fully Function/Fuse-Map/Parametric Compatible with Bipolar and UVCMOS 22V10 Devices
50% to 75% REDUCTION IN POWER VERSUS BIPOLAR
— 90mA Typical Icc on Low Power Device
— 45mA Typical Icc on Quarter Power Device
E2 CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
TEN OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
PRELOAD AND POWER-ON RESET OF REGISTERS
— 100% Functional Testability
APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
ELECTRONIC SIGNATURE FOR IDENTIFICATION

Spezifikationen

Programmabe	Not Verified	Programmable Type	EE PLD
Number of Macrocells	10	Voltage - Input	-
Speed	-	Mounting Type	Through Hole

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..