Diese Website verwendet Cookies. Durch die Nutzung dieser Website stimmen Sie der Verwendung von Cookies zu. Weitere Informationen finden Sie in unseren Datenschutzrichtlinie.

Die Bilder dienen nur als Referenz,

Siehe Technische Spezifikationen

LCMXO3LF-2100C-5BG324C +BOM

Lattice LCMXO3LF-2100C-5BG324C

Hersteller:

Lattice Semiconductor Corporation
Herstellerteil #:

LCMXO3LF-2100C-5BG324C
Datenblatt:

LCMXO3LF-2100C-5BG324C Datenblatt (PDF)
Series:

MachXO3
Programmabe:

Not Verified
Number Of LABs/CLBs:

264
Number Of Logic Elements/Cells:

2112
EDA/CAD Modelle:

Fordern Sie kostenlose CAD-Modelle für an LCMXO3LF-2100C-5BG324C

LCMXO3LF-2100C-5BG324C Allgemeine Beschreibung

Offering top-tier capabilities in a compact and energy-efficient package, the LCMXO3LF-2100C-5BG324C FPGA stands out as a low-cost, low-power solution for a variety of applications. With 2100 Look-Up Tables, 32 I/O pins, and a 324-ball csBGA package, this device operates at just 1.2V, catering to the needs of battery-operated and power-sensitive applications. Furthermore, its 112 kbits of embedded memory and 4 multiply-accumulate blocks make it a powerhouse for DSP functions

Hauptmerkmale

Non-volatile, Infinitely Reconfigurable
Instant-on – powers up in microseconds
Single chip, no external configuration memory
required
Excellent design security, no bit stream to
intercept
Reconfigure SRAM based logic in milliseconds
SRAM and non-volatile memory programmable
through JTAG port
Supports background programming of
non-volatile memory
Sleep Mode
Allows up to 100x static current reduction
TransFR™ Reconfiguration (TFR)
In-field logic update while system operates
High I/O to Logic Density
256 to 2280 LUT4s
73 to 271 I/Os with extensive package options
Density migration supported
Lead free/RoHS compliant packaging
Embedded and Distributed Memory
Up to 27.6 Kbits sysMEM™ Embedded Block
Up to 7.5 Kbits distributed RAM
Dedicated FIFO control logic
Flexible I/O Buffer
Programmable sysIO™ buffer supports wide
range of interfaces:
− LVCMOS 3.3/2.5/1.8/1.5/1.2
− LVTTL
− LVDS, Bus-LVDS, LVPECL, RSDS
sysCLOCK™ PLLs
Up to two analog PLLs per device
Clock multiply, divide, and phase shifting
System Level Support
IEEE Standard 1149.1 Boundary Scan
Onboard oscillator
Devices operate with 3.3V, 2.5V, 1.8V or 1.2V
power supply
IEEE 1532 compliant in-system programming

Spezifikationen

Series	MachXO3	Programmabe	Not Verified
Number of LABs/CLBs	264	Number of Logic Elements/Cells	2112
Total RAM Bits	75776	Number of I/O	279
Voltage - Supply	2.375V ~ 3.465V	Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)	Base Product Number	LCMXO3

Servicerichtlinien und andere

After-Sales- und Abwicklungsbezogen

Zahlung

Bezahlverfahren

TT/Überweisung

Paypal

Western Union

Geldgramm

Für alternative Zahlungskanäle kontaktieren Sie uns bitte unter:

[email protected]

Versand & Verpackung

Versandart

Fedex

UPS

DHL

NTN

Verpackung

AVAQ bestimmt und verpackt alle Geräte auf der Grundlage der Schutzanforderungen gegen elektrostatische Entladung (ESD) und Feuchtigkeitsempfindlichkeit (MSL)..